I am converting a matlab code to hdl. For that I have to give a testbench and thus my input values become fixed. Suppose I have an AND gate as my matlab function and in the testbench I put one of the inputs as 0. Will the generated HDL Code have an AND gate or it will wipe off the logic based on the inputs.
MATLAB: When I fix inputs in the matlab testbench (for hdl code conversion) , is the hdl code generated based on those inputs only
HDL Coder
Related Question
- How to create a testbench for recording and processing an audio signal?
- Can the HDL coder simulate with existing verilog/VHDL codes
- [Fixed-point converter] Passing constant struct to entry point
- No of Pipeline Stages in Verilog coming from an m file (or latency)
- How to convert Simulink project into Verilog or VHDL coding
Best Answer