I cannot answer question 1: I'm not familiar with the development boards.
For question 2: HDL Coder's Workflow Advisor is integrated with Xilinx ISE and Altera Quartus. You can generate code with HDL Coder, but you cannot automatically set up projects and run other synthesis tools, either from Synopsys or from another vendor.
For question 3: HDL Verifier has two separate modes: one co-simulates with a HDL simulator, and the other uses FPGA-in-loop simulation. Both of these require Simulink as the master simulator. They differ in the fashion that your generated HDL is exercised. With cosimulation, your HDL is simulated by a 3rd-party HDL simulator. With FIL, your synthesized HDL code is loaded onto a FPGA located on one of a set of supported FPGA development boards, and the programmed FPGA participates in your Simulink simulation.
For question 4: yes, this is the supported method. Your FPGA development board is typically connected by USB or Ethernet to your host PC. This connection is used both for programming the FPGA on the board and for FIL simulation.
Best Answer