MATLAB: Do I receive an assertion in portmgr.cpp:340:Error: Invalid port index 13 requested when 12 is the max port index for comp

hdlMATLABportmgr.cpp

When I try to generate HDL code for my model in R2019a, I receive an assertion error below. How do I resolve this error?

Assertion failed: b:\matlab\src\pir_core\base_core\portmgr.cpp:340:Error: Invalid port index 13 requested when 12 is the max port index for comp <Component CtxName="NLMS_loopback_ARM" RefNum="c204" UserName="crp_temp" RTTIClass ="class pir::NetworkInstComp" Network="n3"/>

Thanks a lot in advance.

Best Answer

This is not expected and you are run into an internal error.

Can you submit reproduction steps to support@mathworks.com?

thanks

Related Solutions

MATLAB: Do I receive an assertion in portmgr.cpp:340 when I try to generate HDL code from the model with a For Each Subsystem block

This is a bug associated with the interaction between the 'MinimizeGlobalResets' option and the For Each Subsystem. As a workaround, you can execute the following command:

>> hdlset_param('foreach17a', 'MinimizeGlobalResets', 'off')

If you do not want to turn "MinimizeGlobalResets" off, you can also work around this issue by right-clicking on the For Each subsystem block and going to HDL Code > HDL Block Properties. Now change the "FlattenHierarchy" option from "inherit" to "on". For more information, please refer to the following link:

https://www.mathworks.com/help/hdlcoder/ug/hierararchy-flattening.html

MATLAB: Does ModelSim crash when I use a 24-bit signal with the VHDL Cosimulation block in Link for ModelSim 1.2 (R14SP1)

This bug has been fixed in Release 14 Service Pack 2 (R14SP2). For previous releases, please read below for any possible workarounds:

We have verified that there is a bug in Link for ModelSim 1.2(R14SP1) in the way that the VHDL Cosimulation block handles 24-bit signals. To work around this issue, try using a signal width other than 24-bit when working with the VHDL Cosimulation block.

Best Answer

Related Solutions

MATLAB: Do I receive an assertion in portmgr.cpp:340 when I try to generate HDL code from the model with a For Each Subsystem block

MATLAB: Does ModelSim crash when I use a 24-bit signal with the VHDL Cosimulation block in Link for ModelSim 1.2 (R14SP1)

Related Question