Simulink Design Verifier can perform error checking to determine whether a model contains dead logic, division by zero, overflows, and other checks. However, Simulink diagnostics already performs these checks at simulation-time (see https://www.mathworks.com/help/simulink/gui/diagnostics-pane-data-validity.html). For example, the simple model below shows that during simulation there is a divide by zero error. What is the advantage of using the SDV toolbox instead of relying on the Simulink diagnostics?
MATLAB: Difference between Simulink diagnostics and Simulink Design Verifier error checking
dead logicdiagnosticsdivide by zeroerror checkingoverflowSimulink Design Verifier
Best Answer